# HDL1013: All clocks should be generated within a unique clock management module ## Summary ```{raw} html

Count: 1

ReliabilitySecurityMaintainabilityCode attributeEffort to fixTags
MEDIUM-HIGHAdaptability | Modular2hsynthesis, bug-finder, cnes, clock, cnes-std-04400, linty-ultra
``` ## Description ```{raw} html

A dedicated clock management module brings a lot in terms of reuse and portability. Because all vendor-specific clocking elements such as PLLs, clock multiplexers and clock buffers are generated within the same module, it is easier to replace this module to target other FPGAs.

``` ## Parameters No parameters. ```{raw} html ```