```{raw} html ``` # 0411b8a7-8ceb-42b4-98dd-8682e277076d ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u1_plama.u1_cpu.u4_reg_bank.clk' with at least 2 flip-flops.ddr_ctrl.vhd#21830minHIGH--
``` ```{raw} html ```