```{raw} html ``` # 060a32d5-35dc-423c-8c97-a36247137b82 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u2_ddr.cycle_count' (target) and 'u1_plama.u1_cpu.u2_mem_ctrl.address_reg' (origin)ddr_ctrl.vhd#2650minHIGH--
``` ```{raw} html ```