```{raw} html ``` # 0d2dbb0d-6eca-4f5c-8119-8a515adc21e2 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u1_plama.u1_cpu.u4_reg_bank.clk' with at least 2 flip-flops.plasma.vhd#20830minHIGH--
``` ```{raw} html ```