```{raw} html ``` # 210ef60a-4dd2-4ac7-826a-28014e5a82f5 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u1_plama.u1_cpu.u4_reg_bank.clk' with at least 2 flip-flops.uart.vhd#6330minHIGH--
``` ```{raw} html ```