```{raw} html ``` # 2af93839-2b0c-4fb3-b3c2-d62186e6f5b2 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.pc_next.vhd#1730minMEDIUM-HIGH
``` ```{raw} html ```