```{raw} html ``` # 4749edb4-e567-4e6c-abd7-85615b55e29c ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u2_ddr.cycle_count' (target) and 'u1_plama.opt_cache2.u_cache.state_reg' (origin)ddr_ctrl.vhd#2650minHIGH--
``` ```{raw} html ```