```{raw} html ``` # 484088d2-3812-4c4d-9b73-df3d2c1b0ce9 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1012Remove this usage of the 'clk_reg' clock signal.plasma_3e.vhd#16420minHIGH--
``` ```{raw} html ```