```{raw} html ``` # 55267ff1-8fad-4b4e-871d-2b69ca174200 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.plasma_3e.vhd#14030minMEDIUM-HIGH
``` ```{raw} html ```