```{raw} html ``` # 56724f70-2028-481d-adbe-d980d354f34f ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.ram.vhd#2530minMEDIUM-HIGH
``` ```{raw} html ```