```{raw} html ``` # 57447546-1472-402c-9a76-a2a278a97d37 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.ddr_ctrl.vhd#6030minMEDIUM-HIGH
``` ```{raw} html ```