```{raw} html ``` # 5c2fd243-5905-456b-8e94-c55c1231df8a ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.plasma.vhd#4430minMEDIUM-HIGH
``` ```{raw} html ```