```{raw} html ``` # 67f5084a-c6bd-4a8b-94a3-1fe28d2a7402 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1062Rename this reset signal to preserve its name across the design. Source signal name: CLK_50MHZ.reg_bank.vhd#2330minMEDIUM-HIGH
``` ```{raw} html ```