```{raw} html ``` # 67fe80e2-ba89-4142-9cf9-1c0e95aeceff ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u2_ddr.clk_2x' with at least 2 flip-flops.ddr_ctrl.vhd#28430minHIGH--
``` ```{raw} html ```