```{raw} html ``` # 6f8962a0-12ee-4657-96de-97fbb275548e ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.ddr_ctrl.vhd#5930minMEDIUM-HIGH
``` ```{raw} html ```