```{raw} html ``` # 7379dd3e-fea5-46f7-854c-584f31ad6089 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u1_plama.u1_cpu.u4_reg_bank.clk' with at least 2 flip-flops.uart.vhd#6330minHIGH--
``` ```{raw} html ```