```{raw} html ``` # 7bfc81cc-ade6-45db-b67e-a7b3a3e7a76c ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: ROT_CENTER.mlite_cpu.vhd#8030minMEDIUM-HIGH
``` ```{raw} html ```