```{raw} html ``` # 83f00a8c-5af3-4797-bb6d-1ccde0b5cace ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1051Synchronize the release of asynchronous reset 'u1_plama.reset' into clock domain 'u1_plama.u1_cpu.u4_reg_bank.clk' with at least 2 flip-flops.uart.vhd#6330minHIGH--
``` ```{raw} html ```