```{raw} html ``` # 883bede4-c3a5-4fe9-ad91-f6475bfd741b ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: ROT_CENTER.plasma.vhd#4430minMEDIUM-HIGH
``` ```{raw} html ```