```{raw} html ``` # af23d72c-8d11-4739-bc4e-8594e7887e5c ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u1_plama.u1_cpu.u2_mem_ctrl.next_opcode_reg' (target) and 'u2_ddr.data_read' (origin)mem_ctrl.vhd#1710minHIGH--
``` ```{raw} html ```