```{raw} html ``` # bb2862d8-92e1-4d3b-a424-424f46ebc1ad ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: ROT_CENTER.reg_bank.vhd#2230minMEDIUM-HIGH
``` ```{raw} html ```