```{raw} html ``` # ce175775-1857-4bd7-857e-5e79a257b2b7 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1012Remove this usage of the 'clk_reg' clock signal.plasma_3e.vhd#16620minHIGH--
``` ```{raw} html ```