```{raw} html ``` # d54ef89d-0993-4503-a444-039648a4198c ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u2_ddr.data_write2' (target) and 'u1_plama.u1_cpu.intr_signal' (origin)ddr_ctrl.vhd#2880minHIGH--
``` ```{raw} html ```