```{raw} html ``` # d82f1252-3970-4936-ba49-135f9c41cafc ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1062Rename this reset signal to preserve its name across the design. Source signal name: CLK_50MHZ.pc_next.vhd#1830minMEDIUM-HIGH
``` ```{raw} html ```