```{raw} html ``` # d9dfacc2-1cae-4f1c-8df4-601b39095993 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: CLK_50MHZ.reg_bank.vhd#2230minMEDIUM-HIGH
``` ```{raw} html ```