```{raw} html ``` # ed73ffe4-1a04-460d-8d5a-d1db8d79e9dc ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u2_ddr.data_write2' (target) and 'u1_plama.u1_cpu.u2_mem_ctrl.opcode_reg' (origin)ddr_ctrl.vhd#2880minHIGH--
``` ```{raw} html ```