```{raw} html ``` # ef37dce4-e2f7-4c32-9999-aefc8f15d96d ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
HDL1001Review clock domain crossing between 'u1_plama.u1_cpu.u2_mem_ctrl.opcode_reg' (target) and 'u2_ddr.data_read' (origin)mem_ctrl.vhd#1710minHIGH--
``` ```{raw} html ```