```{raw} html ``` # f4c0ccd0-6e05-417b-a464-4e0003e15e08 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1061Rename this clock signal to preserve its name across the design. Source signal name: ROT_CENTER.ddr_ctrl.vhd#5930minMEDIUM-HIGH
``` ```{raw} html ```