```{raw} html ``` # fa0450b6-758c-4ab6-902b-0c97b1604e47 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1012Remove this usage of the 'clk' clock signal.ddr_ctrl.vhd#27320minHIGH--
``` ```{raw} html ```