# VERILOG048: "always_comb" should be used instead of "always @*" ## Summary ```{raw} html

Count: 1

ReliabilitySecurityMaintainabilityCode attributeEffort to fixTags
--MEDIUMConsistency | Conventional10minsynthesis, vscode, lowrisc, simulation, linter, deprecated
``` ## Description ```{raw} html

Articles & blog posts

Noncompliant code example

always @(*) begin
  b <= a;
  c <= b;
end

always @* begin
  d <= f;
  e <= g;
end

Compliant solution

always_comb begin
  b <= a;
  c <= b;
end

always_comb begin
  d <= f;
  e <= g;
end

SystemVerilog always_comb should be used instead of Verilog always @* or always @(*).

``` ## Parameters No parameters. ```{raw} html ```