# VERILOG2000: Unused variables should be removed ## Summary ```{raw} html
| Reliability | Security | Maintainability | Code attribute | Effort to fix | Tags |
|---|---|---|---|---|---|
| MEDIUM | - | - | Intentionality | Logical | 10min | synthesis, vscode, linter, simulation, dead-code |
A variable that is never used should be removed.
module fly(input clk, output reg x);
logic a = '0;
int b; // Noncompliant: 'b' is never set nor read
int c; // Noncompliant: 'c' is set but never read
initial c = 42;
always @(posedge clk)
begin
x <= a;
end
endmodule
module fly(input clk, output reg x);
logic a = '0;
always @(posedge clk)
begin
x <= a;
end
endmodule
```
## Parameters
No parameters.
```{raw} html
```