# VHDL305: "while" loops should not be used for synthesis ## Summary ```{raw} html

Count: 1

ReliabilitySecurityMaintainabilityCode attributeEffort to fixTags
--MEDIUMIntentionality | Logical20minsynthesis, vscode, linter
``` ## Description ```{raw} html

Some tools do not support while loops for synthesis. Thus, for better portability, use for loops instead.

Noncompliant code example

while i < 100 loop
  ...
end loop;

Compliant solution

for i in 0 to 100 loop
  ...
end loop;
``` ## Parameters No parameters. ```{raw} html ```