Back to Design Hierarchy Report
# Entity - alu ## Summary | Name | Location | Description | | --- | --- | --- | |alu|alu.vhd#16|| ## Instantiations Count: 1 | Name | Location | Description | Details | | --- | --- | --- | :---: | | u6_alu | mlite_cpu.vhd#269 | | View Instantiation Details | ## Generics Count: 1 | Name | Type | Default value | Description | | --- | --- | --- | --- | |alu_type|string|"DEFAULT"|| ## Ports Count: 4 | Name | Mode | Type | Description | | --- | --- | --- | --- | |a_in|in|std_logic_vector ( 31 downto 0 )|| |b_in|in|std_logic_vector ( 31 downto 0 )|| |alu_function|in|alu_function_type|| |c_alu|out|std_logic_vector ( 31 downto 0 )||
Back to Design Hierarchy Report