Back to Design Hierarchy Report
# Entity - plasma ## Summary | Name | Location | Description | | --- | --- | --- | |plasma|plasma.vhd#39|| ## Instantiations Count: 1 | Name | Location | Description | Details | | --- | --- | --- | :---: | | u1_plama | plasma_3e.vhd#190 | | | ## Generics Count: 4 | Name | Type | Default value | Description | | --- | --- | --- | --- | |memory_type|string|"XILINX_16X"|| |log_file|string|"UNUSED"|| |ethernet|std_logic|'0'|| |use_cache|std_logic|'0'|| ## Ports Count: 13 | Name | Mode | Type | Description | | --- | --- | --- | --- | |clk|in|std_logic|| |reset|in|std_logic|| |uart_write|out|std_logic|| |uart_read|in|std_logic|| |address|out|std_logic_vector ( 31 downto 2 )|| |byte_we|out|std_logic_vector ( 3 downto 0 )|| |data_write|out|std_logic_vector ( 31 downto 0 )|| |data_read|in|std_logic_vector ( 31 downto 0 )|| |mem_pause_in|in|std_logic|| |no_ddr_start|out|std_logic|| |no_ddr_stop|out|std_logic|| |gpio0_out|out|std_logic_vector ( 31 downto 0 )|| |gpioA_in|in|std_logic_vector ( 31 downto 0 )||
Back to Design Hierarchy Report