Back to Design Hierarchy Report
# Entity - plasma_if ## Summary | Name | Location | Description | | --- | --- | --- | |plasma_if|plasma_if.vhd#18|| ## Instantiations Count: 0 ## Generics Count: 0 ## Ports Count: 16 | Name | Mode | Type | Description | | --- | --- | --- | --- | |clk_in|in|std_logic|| |reset|in|std_logic|| |uart_read|in|std_logic|| |uart_write|out|std_logic|| |ram_address|out|std_logic_vector ( 31 downto 2 )|| |ram_data|inout|std_logic_vector ( 31 downto 0 )|| |ram_ce1_n|out|std_logic|| |ram_ub1_n|out|std_logic|| |ram_lb1_n|out|std_logic|| |ram_ce2_n|out|std_logic|| |ram_ub2_n|out|std_logic|| |ram_lb2_n|out|std_logic|| |ram_we_n|out|std_logic|| |ram_oe_n|out|std_logic|| |gpio0_out|out|std_logic_vector ( 31 downto 0 )|| |gpioA_in|in|std_logic_vector ( 31 downto 0 )||
Back to Design Hierarchy Report