Back to Design Hierarchy Report
# Entity - ram ## Summary | Name | Location | Description | | --- | --- | --- | |ram|ram.vhd#23|| ## Instantiations Count: 1 | Name | Location | Description | Details | | --- | --- | --- | :---: | | u2_ram | plasma.vhd#256 | | | ## Generics Count: 1 | Name | Type | Default value | Description | | --- | --- | --- | --- | |memory_type|string|"DEFAULT"|| ## Ports Count: 6 | Name | Mode | Type | Description | | --- | --- | --- | --- | |clk|in|std_logic|| |enable|in|std_logic|| |write_byte_enable|in|std_logic_vector ( 3 downto 0 )|| |address|in|std_logic_vector ( 31 downto 2 )|| |data_write|in|std_logic_vector ( 31 downto 0 )|| |data_read|out|std_logic_vector ( 31 downto 0 )||
Back to Design Hierarchy Report