Back to Design Hierarchy Report
# Entity - uart ## Summary | Name | Location | Description | | --- | --- | --- | |uart|uart.vhd#21|| ## Instantiations Count: 1 | Name | Location | Description | Details | | --- | --- | --- | :---: | | u3_uart | plasma.vhd#266 | | | ## Generics Count: 1 | Name | Type | Default value | Description | | --- | --- | --- | --- | |log_file|string|"UNUSED"|| ## Ports Count: 10 | Name | Mode | Type | Description | | --- | --- | --- | --- | |clk|in|std_logic|| |reset|in|std_logic|| |enable_read|in|std_logic|| |enable_write|in|std_logic|| |data_in|in|std_logic_vector ( 7 downto 0 )|| |data_out|out|std_logic_vector ( 7 downto 0 )|| |uart_read|in|std_logic|| |uart_write|out|std_logic|| |busy_write|out|std_logic|| |data_avail|out|std_logic||
Back to Design Hierarchy Report