Back to Design Hierarchy Report
# Entity - control
## Summary
| Name | Location | Description |
| --- | --- | --- |
|control|control.vhd#27||
## Instantiations
Count: 1
| Name | Location | Description | Details |
| --- | --- | --- | :---: |
| u3_control | mlite_cpu.vhd#217 | | 
|
## Generics
Count: 0
## Ports
Count: 16
| Name | Mode | Type | Description |
| --- | --- | --- | --- |
|opcode|in|std_logic_vector ( 31 downto 0 )||
|intr_signal|in|std_logic||
|rs_index|out|std_logic_vector ( 5 downto 0 )||
|rt_index|out|std_logic_vector ( 5 downto 0 )||
|rd_index|out|std_logic_vector ( 5 downto 0 )||
|imm_out|out|std_logic_vector ( 15 downto 0 )||
|alu_func|out|alu_function_type||
|shift_func|out|shift_function_type||
|mult_func|out|mult_function_type||
|branch_func|out|branch_function_type||
|a_source_out|out|a_source_type||
|b_source_out|out|b_source_type||
|c_source_out|out|c_source_type||
|pc_source_out|out|pc_source_type||
|mem_source_out|out|mem_source_type||
|exception_out|out|std_logic||
Back to Design Hierarchy Report