Back to Design Hierarchy Report
# Package - mlite_pack ## Summary | Name | Location | Description | | --- | --- | --- | |mlite_pack|mlite_pack.vhd#15|| ## Constants Count: 62 | Name | Type | Default value | Description | | --- | --- | --- | --- | |ZERO|std_logic_vector ( 31 downto 0 )|"00000000000000000000000000000000"|| |ONES|std_logic_vector ( 31 downto 0 )|"11111111111111111111111111111111"|| |HIGH_Z|std_logic_vector ( 31 downto 0 )|"ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"|| |ALU_NOTHING|alu_function_type|"0000"|| |ALU_ADD|alu_function_type|"0001"|| |ALU_SUBTRACT|alu_function_type|"0010"|| |ALU_LESS_THAN|alu_function_type|"0011"|| |ALU_LESS_THAN_SIGNED|alu_function_type|"0100"|| |ALU_OR|alu_function_type|"0101"|| |ALU_AND|alu_function_type|"0110"|| |ALU_XOR|alu_function_type|"0111"|| |ALU_NOR|alu_function_type|"1000"|| |SHIFT_NOTHING|shift_function_type|"00"|| |SHIFT_LEFT_UNSIGNED|shift_function_type|"01"|| |SHIFT_RIGHT_SIGNED|shift_function_type|"11"|| |SHIFT_RIGHT_UNSIGNED|shift_function_type|"10"|| |MULT_NOTHING|mult_function_type|"0000"|| |MULT_READ_LO|mult_function_type|"0001"|| |MULT_READ_HI|mult_function_type|"0010"|| |MULT_WRITE_LO|mult_function_type|"0011"|| |MULT_WRITE_HI|mult_function_type|"0100"|| |MULT_MULT|mult_function_type|"0101"|| |MULT_SIGNED_MULT|mult_function_type|"0110"|| |MULT_DIVIDE|mult_function_type|"0111"|| |MULT_SIGNED_DIVIDE|mult_function_type|"1000"|| |A_FROM_REG_SOURCE|a_source_type|"00"|| |A_FROM_IMM10_6|a_source_type|"01"|| |A_FROM_PC|a_source_type|"10"|| |B_FROM_REG_TARGET|b_source_type|"00"|| |B_FROM_IMM|b_source_type|"01"|| |B_FROM_SIGNED_IMM|b_source_type|"10"|| |B_FROM_IMMX4|b_source_type|"11"|| |C_FROM_NULL|c_source_type|"000"|| |C_FROM_ALU|c_source_type|"001"|| |C_FROM_SHIFT|c_source_type|"001"|| |C_FROM_MULT|c_source_type|"001"|| |C_FROM_MEMORY|c_source_type|"010"|| |C_FROM_PC|c_source_type|"011"|| |C_FROM_PC_PLUS4|c_source_type|"100"|| |C_FROM_IMM_SHIFT16|c_source_type|"101"|| |C_FROM_REG_SOURCEN|c_source_type|"110"|| |FROM_INC4|pc_source_type|"00"|| |FROM_OPCODE25_0|pc_source_type|"01"|| |FROM_BRANCH|pc_source_type|"10"|| |FROM_LBRANCH|pc_source_type|"11"|| |BRANCH_LTZ|branch_function_type|"000"|| |BRANCH_LEZ|branch_function_type|"001"|| |BRANCH_EQ|branch_function_type|"010"|| |BRANCH_NE|branch_function_type|"011"|| |BRANCH_GEZ|branch_function_type|"100"|| |BRANCH_GTZ|branch_function_type|"101"|| |BRANCH_YES|branch_function_type|"110"|| |BRANCH_NO|branch_function_type|"111"|| |MEM_FETCH|mem_source_type|"0000"|| |MEM_READ32|mem_source_type|"0100"|| |MEM_WRITE32|mem_source_type|"0101"|| |MEM_READ16|mem_source_type|"1000"|| |MEM_READ16S|mem_source_type|"1010"|| |MEM_WRITE16|mem_source_type|"1001"|| |MEM_READ8|mem_source_type|"1100"|| |MEM_READ8S|mem_source_type|"1110"|| |MEM_WRITE8|mem_source_type|"1101"|| ## Types Count: 0 ## Subtypes Count: 9 | Name | Base type | Description | | --- | --- | --- | |alu_function_type|std_logic_vector ( 3 downto 0 )|| |shift_function_type|std_logic_vector ( 1 downto 0 )|| |mult_function_type|std_logic_vector ( 3 downto 0 )|| |a_source_type|std_logic_vector ( 1 downto 0 )|| |b_source_type|std_logic_vector ( 1 downto 0 )|| |c_source_type|std_logic_vector ( 2 downto 0 )|| |pc_source_type|std_logic_vector ( 1 downto 0 )|| |branch_function_type|std_logic_vector ( 2 downto 0 )|| |mem_source_type|std_logic_vector ( 3 downto 0 )|| ## Functions Count: 4 | Name | Returned type | Description | Details | | --- | --- | --- | :---: | |bv_adder|std_logic_vector||View Function Details| |bv_negate|std_logic_vector||View Function Details| |bv_increment|std_logic_vector||View Function Details| |bv_inc|std_logic_vector||View Function Details| ## Procedures Count: 0 ## Global Signals Count: 0 ## Global Variables Count: 0 ## Component Definitions Count: 20 | Name | Description | Details | | --- | --- | :---: | | lpm_ram_dp | | View Component Details | | LPM_RAM_DQ | | View Component Details | | RAM16X1D | | View Component Details | | RAM32X1D | | View Component Details | | pc_next | | View Component Details | | mem_ctrl | | View Component Details | | control | | View Component Details | | reg_bank | | View Component Details | | bus_mux | | View Component Details | | alu | | View Component Details | | shifter | | View Component Details | | mult | | View Component Details | | pipeline | | View Component Details | | mlite_cpu | | View Component Details | | cache | | View Component Details | | ram | | View Component Details | | uart | | View Component Details | | eth_dma | | View Component Details | | plasma | | View Component Details | | ddr_ctrl | | View Component Details |
Back to Design Hierarchy Report