```{raw} html ``` # 846a3667-5354-4b04-a903-c263b4a08cd0 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL1014Split this process to only keep one clock. Clock signals: clk, clk_2xddr_ctrl.vhd#12820minMEDIUM--
``` ```{raw} html ```