```{raw} html ``` # 9e84f761-2a37-483d-af82-279481e76e12 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL026Replace by one of the following allowed port types: std_logic, std_logic_vector, subtype of those types, record of those types or array of those types.mlite_pack.vhd#16920minHIGH--
``` ```{raw} html ```