```{raw} html ``` # c557c816-46ed-4b74-ad0f-8889bef90680 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL026Replace by one of the following allowed port types: std_logic, std_logic_vector, subtype of those types, record of those types or array of those types.mlite_pack.vhd#17220minHIGH--
``` ```{raw} html ```