```{raw} html ``` # d11e47b6-6a17-454b-9949-0cd87f315b05 ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL026Replace by one of the following allowed port types: std_logic, std_logic_vector, subtype of those types, record of those types or array of those types.mlite_pack.vhd#20220minHIGH--
``` ```{raw} html ```