```{raw} html ``` # f868b739-0fe3-48b5-b902-dabb1fdb3b0a ## Summary ```{raw} html

Count: 1

RuleMessageLocationEffortReliabilitySecurityMaintainability
VHDL026Replace by one of the following allowed port types: std_logic, std_logic_vector, subtype of those types, record of those types or array of those types.mlite_pack.vhd#17620minHIGH--
``` ```{raw} html ```