31683a76-f2d2-4405-858f-247ec0ddecc5

Summary

Count: 1

Clear filters

Rule	Message	Location	Effort	Reliability	Security	Maintainability
VHDL1052	Check if every non-synthesized if/elsif/else generate block can be reached with different configurations. If not, remove them.	reg_bank.vhd#293	20min	-	-	MEDIUM