VERILOG046: Legacy generate regions should not be used

Summary

Count: 1

Clear filters

Reliability	Security	Maintainability	Code attribute	Effort to fix	Tags
MEDIUM	-	-	Intentionality | Logical	20min	synthesis, vscode, linter, lowrisc, simulation, deprecated

Description

Articles & blog posts

• lowRISC Verilog Coding Style Guide - Language Features - Generate Constructs

Legacy generate regions should not be used.

Noncompliant code example

generate
  for (i = 0; i < N; i = i + 1) begin
    ha u0 (a[i], b[i], sum[i], cout[i]);
  end
endgenerate

Parameters

No parameters.