VHDL301: Forbidden std_logic values should not be used

Summary

Count: 1

ReliabilitySecurityMaintainabilityCode attributeEffort to fixTags
HIGH--Intentionality | Logical20minsynthesis, vscode, linter, beta

Description

The following std_logic values should not be used in synthesis:

  • U: Unitialized
  • X: Forcing Unknown
  • W: Weak Unknown
  • L: Weak 0
  • H: Weak 1
  • -: Don't care

Noncompliant code example

  i1 : in std_ulogic := 'U';

Parameters

No parameters.